

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

1. (CURRENTLY AMENDED) A circuit An apparatus comprising:

a first sample circuit configured to (i) detect a state of an input signal and (ii) present a plurality of intermediate signals each representative of said state of said input signal during a plurality of clock cycles; and

a second selection circuit configured to present a filtered signal in response to (i) a selected number of said intermediate signals having a predetermined lost state and (ii) a multi-bit selection signal representing a filtering value, wherein said filtered signal indicates said input signal has been lost when said selected number lost states is greater than said filtering value.

2. (CURRENTLY AMENDED) The circuit apparatus according to claim 1, wherein said first sample circuit comprises:

a third detect circuit configured to (i) detect said state of said input signal and (ii) present a detected signal representing said state of said input signal; and

a plurality of shift registers configured to (i) sample said detected signal in each of said clock cycles and (ii) present said intermediate signals.

3. (CURRENTLY AMENDED) The circuit apparatus according to claim 2, wherein said first sample circuit further comprises a fourth second shift register circuit configured to synchronize said detected signal to a clock signal defining said clock cycles.

4. (CURRENTLY AMENDED) The circuit apparatus according to claim 1, wherein said second selection circuit comprises:

a plurality of logic gates each configured to present a second intermediate signal in response to at least two of said 5 intermediate signals; and

a multiplexer configured to multiplex said second intermediate signals to present said filtered signal.

5. (CURRENTLY AMENDED) The circuit apparatus according to claim 4, wherein each of said logic gates is configured to (i) receive one of said intermediate signals and one of said second intermediate signals and (ii) present another one of said second intermediate signals.

6. (CURRENTLY AMENDED) The circuit apparatus according to claim 1, further comprising another a second selection circuit configured to present a second filtered signal in response to a second selected number of said intermediate signals having a second predetermined state.

7. (CURRENTLY AMENDED) The circuit apparatus according to claim 6, further comprising a third status circuit configured to present a status signal responsive to in response said filtered signal and said second filtered signal.

8. (ORIGINAL) The circuit apparatus according to claim 7, wherein said selected number and said second selected number are programmable.

9. (CURRENTLY AMENDED) The circuit apparatus according to claim 8, wherein said selected number has a value is unequal to different than said second selected number.

10. (CURRENTLY AMENDED) The circuit apparatus according to claim 9, wherein said predetermined state is comprises a loss-of-signal state and said second predetermined state is comprises a signal present state.

11. (CURRENTLY AMENDED) A method of filtering an input signal, the method comprising the steps of:

(A) detecting a state of said input signal;

5 (B) presenting a plurality of intermediate signals each representing said state of said input signal during a plurality of clock cycles; and

10 (C) presenting a filtered signal in response to (i) a selected number of said intermediate signals having a predetermined lost state and (ii) a multi-bit selection signal representing a filtering value, wherein said filtered signal indicates said input signal has been lost when said selected number lost states is greater than said filtering value.

12. (ORIGINAL) The method according to claim 11, further comprising the steps of:

presenting a detected signal representative of said state of said input signal in response to detecting; and

5 sampling said detected signal in each of said clock cycles to present said intermediate signals.

13. (ORIGINAL) The method according to claim 12, further comprising the step of synchronizing said detected signal to a clock signal defining said clock cycles in response to detecting.

14. (ORIGINAL) The method according to claim 11, wherein
step C comprises the sub-steps of:

presenting a plurality of signals each in response to at
least two of said intermediate signals; and

5 multiplexing said signals to present said filtered
signal.

15. (ORIGINAL) The method according to claim 14, wherein
presenting said signals comprises the sub-step of performing a
plurality of logical operations each receiving one of said
intermediate signals and a one of said signals to present one of
5 said signals.

16. (ORIGINAL) The method according to claim 11, further
comprising the step of presenting a second filtered signal in
response to a second selected number of said intermediate signals
having a second predetermined state.

17. (ORIGINAL) The method according to claim 16, further
comprising the step of presenting a status signal responsive to
said filtered signal and said second filtered signal.

18. (ORIGINAL) The method according to claim 17, further comprising the step of programming said selected number and said second selected number.

19. (CURRENTLY AMENDED) The method according to claim 18, wherein said selected number ~~is unequal to~~ has a value different than said second selected number.

20. (CURRENTLY AMENDED) A circuit comprising:
means for detecting a state of an input signal;
means for presenting a plurality of intermediate signals each representing said state of said input signal during a plurality of clock cycles; and
means for presenting a filtered signal in response to (i) a selected number of said intermediate signals having a lost predetermined state and (ii) a multi-bit selection signal representing a filtering value, wherein said filtered signal indicates said input signal has been lost when said selected number lost states is greater than said filtering value.
5
10